搜索资源列表
A.spur-free.fractional-N.pll
- A new PLL topology and a new simplified linear model are presented. The new fractional-N synthesizer presents no reference spurs and lowers the overall phase noise, thanks to the presence of a SampleJHold block. With a new simulation methodology it i
PREDICTION.FRACTIONALN.SPURS
- Fast settling-time added to the already conflicting requirements of narrow channel spacing and low phase noise lead to Fractional4 divider techniques for PLL synthesizers. We analyze discrete \"beat-note spurious levels from arbitrary modulus di
A Nonlinear Adaptive Filter for Online Signal
- This paper presents various applications of a nonlinear adaptive notch filter which operates based on the concept of an enhanced phase-locked loop (PLL). Applications of the filter for online signal analysis for power systems protection, control a
SYNC
- pll phasenregler The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an in
am_regler
- The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO, h
freq_regler
- The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO, h
ordnung2
- The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO, h
pll
- The ltering operation of the error voltage (coming out from the Phase Detec- tor) is performed by the loop lter. The output of PD consists of a dc component superimposed with an ac component. The ac part is undesired as an input to the VCO, h
05386026
- In a series of papers in recent years new structures for coherent M-PSK (M-ary Phase Shift Keying) receivers were suggested. These include structures for carrier phase detectors for the carrier PLL (Phase Lock Loop), carrier PLL lock dete
Phase_Noise
- PLL 相噪分析matlab代码,可以用以分析整个系统相噪。(PLL phase noise analysis matlab code)